summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_mchbar.c
blob: a3a69e11c390e8079e0f839ec5db27c1e15c795e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
// SPDX-License-Identifier: MIT
/*
 * Copyright © 2026 Intel Corporation
 */

#include <linux/minmax.h>

#include <drm/drm_print.h>

#include "intel_de.h"
#include "intel_display_core.h"
#include "intel_mchbar.h"

static bool has_mchbar_mirror(struct intel_display *display)
{
	return DISPLAY_VER(display) < 14;
}

static u32 mchbar_mirror_base(struct intel_display *display)
{
	if (DISPLAY_VER(display) >= 6)
		return MCHBAR_MIRROR_BASE_SNB;
	else
		return MCHBAR_MIRROR_BASE;
}

static u32 mchbar_mirror_end(struct intel_display *display)
{
	if (DISPLAY_VER(display) >= 12 && !display->platform.rocketlake)
		return MCHBAR_MIRROR_END_TGL;
	else if (DISPLAY_VER(display) >= 11)
		return MCHBAR_MIRROR_END_ICL_RKL;
	else if (DISPLAY_VER(display) >= 6)
		return MCHBAR_MIRROR_END_SNB;
	else
		return MCHBAR_MIRROR_END;
}

static u32 mchbar_mirror_len(struct intel_display *display)
{
	return mchbar_mirror_end(display) - mchbar_mirror_base(display) + 1;
}

static bool is_mchbar_reg(struct intel_display *display, intel_reg_t reg)
{
	return has_mchbar_mirror(display) &&
		in_range32(intel_reg_offset(reg),
			   mchbar_mirror_base(display),
			   mchbar_mirror_len(display));
}

static void assert_is_mchbar_reg(struct intel_display *display, intel_reg_t reg)
{
	drm_WARN(display->drm, !is_mchbar_reg(display, reg),
		 "Reading non-MCHBAR register 0x%x\n",
		 intel_reg_offset(reg));
}

u16 intel_mchbar_read16(struct intel_display *display, intel_reg_t reg)
{
	assert_is_mchbar_reg(display, reg);

	return intel_de_read16(display, reg);
}

u32 intel_mchbar_read(struct intel_display *display, intel_reg_t reg)
{
	assert_is_mchbar_reg(display, reg);

	return intel_de_read(display, reg);
}

u64 intel_mchbar_read64_2x32(struct intel_display *display, intel_reg_t reg)
{
	assert_is_mchbar_reg(display, reg);

	return intel_de_read64_2x32(display, reg);
}