summaryrefslogtreecommitdiff
path: root/drivers/gpu
AgeCommit message (Expand)Author
2025-08-15Merge tag 'drm-xe-fixes-2025-08-14' of https://gitlab.freedesktop.org/drm/xe/...Dave Airlie
2025-08-15Merge tag 'drm-intel-fixes-2025-08-13' of https://gitlab.freedesktop.org/drm/...Dave Airlie
2025-08-14drm/panel: novatek-nt35560: Clean up driverBrigham Campbell
2025-08-14drm: Add MIPI read_multi func and two write macrosBrigham Campbell
2025-08-14drm/xe/pf: Set VF LMEM BAR sizeMichał Winiarski
2025-08-14drm/mediatek: dsi: Fix DSI host and panel bridge pre-enable orderLouis-Alexis Eyraud
2025-08-14drm/i915/display: drop __to_intel_display() usageJani Nikula
2025-08-14drm/i915/reg: separate VLV_DSPCLK_GATE_D from DSPCLK_GATE_DJani Nikula
2025-08-14drm/i915/gvt: convert mmio table to struct intel_displayJani Nikula
2025-08-14drm/i915/uncore: pass display to HAS_FPGA_DBG_UNCLAIMED()Jani Nikula
2025-08-14drm/i915/drv: pass display to HAS_DISPLAY()Jani Nikula
2025-08-14drm/i915/switcheroo: pass display to HAS_DISPLAY()Jani Nikula
2025-08-14drm/i915/gem: pass display to HAS_DISPLAY()Jani Nikula
2025-08-14drm/i915/gmch: pass display to DISPLAY_VER()Jani Nikula
2025-08-14drm/i915/dram: pass display to macros that expect displayJani Nikula
2025-08-14drm/i915/irq: pass display to macros that expect displayJani Nikula
2025-08-14drm/i915/clockgating: pass display to DSPCNTR and DSPSURF register macrosJani Nikula
2025-08-14drm/i915/clockgating: pass display to HAS_PCH_*() macrosJani Nikula
2025-08-14drm/i915/clockgating: pass display to for_each_pipe()Jani Nikula
2025-08-14drm/i915/fb: pass display to HAS_GMCH() and DISPLAY_VER()Jani Nikula
2025-08-14drm/i915/display: pass display to HAS_PCH_*() macrosJani Nikula
2025-08-14drm/i915: silence rpm wakeref asserts on GEN11_GU_MISC_IIR accessJani Nikula
2025-08-14drm/rockchip: vop2: make vp registers nonvolatilePiotr Zalewski
2025-08-14drm/rockchip: cdn-dp: select bridge for cdp-dpRudi Heitbaum
2025-08-14drm: renesas: rz-du: mipi_dsi: Convert to RUNTIME_PM_OPS()Geert Uytterhoeven
2025-08-13drm/mediatek: Add error handling for old state CRTC in atomic_disableJason-JH Lin
2025-08-14Merge tag 'amd-drm-fixes-6.17-2025-08-13' of https://gitlab.freedesktop.org/a...Dave Airlie
2025-08-13drm/simpledrm: Use of_reserved_mem_region_to_resource() for "memory-region"Rob Herring (Arm)
2025-08-14Merge tag 'drm-misc-next-fixes-2025-08-12' of https://gitlab.freedesktop.org/...Dave Airlie
2025-08-13drm/msm/dpu: Initialize crtc_state to NULL in dpu_plane_virtual_atomic_check()Nathan Chancellor
2025-08-13drm/msm: update the high bitfield of certain DSI registersAyushi Makhija
2025-08-13drm/msm/dpu: correct dpu_plane_virtual_atomic_check()Dmitry Baryshkov
2025-08-13drm/msm/kms: move snapshot init earlier in KMS initDmitry Baryshkov
2025-08-13drm/msm/dsi: Fix 14nm DSI PHY PLL Lock issueLoic Poulain
2025-08-13drm: nova: update ARef import from sync::arefShankari Anand
2025-08-13drm/i915/wcl: Add display device infoImre Deak
2025-08-13drm/i915/display: Add power well mapping for WCLChaitanya Kumar Borah
2025-08-13drm/i915/tc: Debug print the pin assignment and max lane countImre Deak
2025-08-13drm/i915/tc: Cache the pin assignment valueImre Deak
2025-08-13dmc/i915/tc: Report pin assignment NONE in TBT-alt modeImre Deak
2025-08-13drm/i915/tc: Pass intel_tc_port to internal lane mask/count helpersImre Deak
2025-08-13drm/i915/tc: Handle non-TC encoders when getting the pin assignmentImre Deak
2025-08-13drm/i915/tc: Unify the way to get the max lane count value on MTL+Imre Deak
2025-08-13drm/i915/tc: Unify the way to get the pin assignment on all platformsImre Deak
2025-08-13drm/i915/tc: Validate the pin assignment on all platformsImre Deak
2025-08-13drm/i915/tc: Handle pin assignment NONE on all platformsImre Deak
2025-08-13drm/i915/tc: Pass pin assignment value around using the pin assignment enumImre Deak
2025-08-13drm/i915/tc: Add an enum for the TypeC pin assignmentImre Deak
2025-08-13drm/i915/tc: Move asserting the power state after reading TCSS_DDI_STATUSImre Deak
2025-08-13drm/i915/tc: Move getting the power domain before reading DFLEX registersImre Deak
generated by cgit v1.2.3 (git 2.25.1) at 2026-02-03 09:08:58 +0000