summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915
AgeCommit message (Expand)Author
2025-10-17drm/i915: Include the per-crtc minimum cdclk in the crtc state dumpVille Syrjälä
2025-10-17drm/i915: Compute per-crtc min_cdclk earlierVille Syrjälä
2025-10-17drm/i915: s/min_cdck[]/plane_min_cdclk[]/Ville Syrjälä
2025-10-17drm/i915/fbc: Decouple FBC from intel_cdclk_atomic_check()Ville Syrjälä
2025-10-17drm/i915/ips: Eliminate the cdclk_state stuff from hsw_ips_compute_config()Ville Syrjälä
2025-10-17drm/i915/bw: Relocate intel_bw_crtc_min_cdclk()Ville Syrjälä
2025-10-17drm/i915: s/"not not"/"not"/Ville Syrjälä
2025-10-17drm/i915/bw: Untangle dbuf bw from the sagv/mem bw stuffVille Syrjälä
2025-10-16drm/i915: move and rename reg_in_range_tableMatt Atwood
2025-10-16drm/i915/wm: Use skl_prefillVille Syrjälä
2025-10-16drm/i915/prefill: Introduce skl_prefill.cVille Syrjälä
2025-10-16drm/i915/wm: Add WM0 prefill helpersVille Syrjälä
2025-10-16drm/i915/scaler: Add scaler prefill helpersVille Syrjälä
2025-10-16drm/i915/dsc: Add prefill helper for DSCVille Syrjälä
2025-10-16drm/i915/cdclk: Add intel_cdclk_min_cdclk_for_prefill()Ville Syrjälä
2025-10-16drm/i915/cdclk: Add prefill helpers for CDCLKVille Syrjälä
2025-10-16drm/i915: Reject modes with linetime > 64 usecVille Syrjälä
2025-10-16drm/i915/display: Prepare for vblank_delay for LRRAnkit Nautiyal
2025-10-16drm/i915/display: Add vblank_start adjustment logic for always-on VRR TGAnkit Nautiyal
2025-10-16drm/i915/psr: Check if final vblank is sufficient for PSR featuresAnkit Nautiyal
2025-10-16drm/i915/display: Introduce dp/psr_compute_config_late()Ankit Nautiyal
2025-10-16drm/i915/psr: Introduce helper intel_psr_set_non_psr_pipes()Ankit Nautiyal
2025-10-16drm/i915/psr: Consider SCL lines when validating vblank for wake latencyAnkit Nautiyal
2025-10-16drm/i915/vblank: Add helper to get correct vblank lengthAnkit Nautiyal
2025-10-16drm/i915/vrr: s/intel_vrr_compute_config_late/intel_vrr_compute_guardbandAnkit Nautiyal
2025-10-16drm/i915/display: Move intel_dpll_crtc_compute_clock earlyAnkit Nautiyal
2025-10-16drm/i915/vrr: Use crtc_vsync_start/end for computing vrr.vsync_start/endAnkit Nautiyal
2025-10-16drm/i915/panic: fix panic structure allocation memory leakJani Nikula
2025-10-16drm/i915/display: Add missing clock to C10 PHY state compute/HW readoutImre Deak
2025-10-16drm/i915/display: Fix PHY_C20_VDR_HDMI_RATE programmingImre Deak
2025-10-16drm/i915/display: Fix PHY_C20_VDR_CUSTOM_SERDES_RATE programmingImre Deak
2025-10-16drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/IS_HDMI_FRL flag macroImre Deak
2025-10-16drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/CONTEXT_TOGGLE flag...Imre Deak
2025-10-16drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/IS_DP flag macroImre Deak
2025-10-16drm/i915/display: Sanitize PHY_C20_VDR_CUSTOM_SERDES_RATE/DP_RATE field macrosImre Deak
2025-10-15drm/i915/psr: Deactivate PSR only on LNL and when selective fetch enabledJouni Högander
2025-10-15drm/i915/fbc: update the impacted platforms in wa_22014263786Vinod Govindapillai
2025-10-15drm/i915: drop unused non-i915 IS_<PLATFORM> macrosJani Nikula
2025-10-14drm/i915/display: add HAS_AUX_CCS() feature checkJani Nikula
2025-10-14drm/i915/display: duplicate 128-byte Y-tiling feature checkJani Nikula
2025-10-14drm/i915: include gen 2 in HAS_128_BYTE_Y_TILING()Jani Nikula
2025-10-14Merge drm/drm-next into drm-intel-nextJani Nikula
2025-10-13drm/i915/gem: fix typo in comment (I915_EXEC_NO_RELOC)Marlon Henrique Sanches
2025-10-13drm/i915/fb: Fix the set_tiling vs. addfb race, againVille Syrjälä
2025-10-13drm/i915/frontbuffer: Move bo refcounting intel_frontbuffer_{get,release}()Ville Syrjälä
2025-10-13drm/i915/guc: Skip communication warning on reset in progressZhanjun Dong
2025-10-13Merge drm/drm-next into drm-misc-nextThomas Zimmermann
2025-10-11drm/i915/cdclk: Move intel_cdclk_atomic_check()Ville Syrjälä
2025-10-11drm/i915/cdclk: Hide intel_modeset_calc_cdclk()Ville Syrjälä
2025-10-11drm/i915/cdclk: Use enabled_pipes instead of active_pipes for the glk audio w/aVille Syrjälä
generated by cgit v1.2.3 (git 2.25.1) at 2026-07-14 07:26:34 +0000