summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/intel_ringbuffer.c
AgeCommit message (Expand)Author
2014-05-05drm/i915:Add the VCS2 switch in Intel_ring_setup_status_pageZhao Yakui
2014-05-05drm/i915:Initialize the second BSD ring on BDW GT3 machineZhao Yakui
2014-05-05drm/i915: Include a little more information about why ring init failsChris Wilson
2014-05-05drm/i915: Preserve ring buffers objects across resumeChris Wilson
2014-05-05drm/i915: Replace hardcoded cacheline size with macroChris Wilson
2014-04-09drm/i915: add flags to i915_ring_stopMika Kuoppala
2014-04-03drm/i915: Move all ring resets before setting the HWS pageChris Wilson
2014-04-03drm/i915: Invariably invalidate before ctx switchBen Widawsky
2014-04-02drm/i915: Enabling the TLB invalidate bit in GFX Mode registerAkash Goel
2014-04-01drm/i915: Rename GFX_TLB_INVALIDATE_ALWAYSChris Wilson
2014-03-31drm/i915/ringbuffer: prefer struct drm_i915_private to drm_i915_private_tJani Nikula
2014-03-28drm/i915: Broadwell expands ACTHD to 64bitChris Wilson
2014-03-28drm/i915: Remove the enabling of VS_TIMER_DISPATCH bit in MI MODE regAkash Goel
2014-03-13drm/i915/bdw: The TLB invalidation mechanism has been removed from INSTPMDamien Lespiau
2014-03-12drm/i915: warn if ring is active before sync flushNaresh Kumar Kachhi
2014-03-12drm/i915: wait for rings to become idle once disabledNaresh Kumar Kachhi
2014-03-12drm/i915: disable rings before HW status page setupNaresh Kumar Kachhi
2014-03-10Merge tag 'v3.14-rc6' into drm-intel-next-queuedDaniel Vetter
2014-03-07drm/i915: Implement command buffer parsing logicBrad Volkin
2014-03-05drm/i915: We implement WaDisableAsyncFlipPerfMode:bdwVille Syrjälä
2014-02-14drm/i915: Handle set_cache_level errors in the status page setupDaniel Vetter
2014-02-14drm/i915: Don't pin the status page as mappableDaniel Vetter
2014-02-14drm/i915: Don't set PIN_MAPPABLE for legacy ringbuffersDaniel Vetter
2014-02-14drm/i915: Handle set_cache_level errors in the pipe control scratch setupDaniel Vetter
2014-02-14drm/i915: Consolidate binding parameters into flagsDaniel Vetter
2014-02-12drm/i915: protect ringbuffer sarea update behind !MODESETDaniel Vetter
2014-02-11drm/i915: Add intel_ring_cachline_align()Ville Syrjälä
2014-02-06drm/i915: Prevent recursion by retiring requests when the ring is fullChris Wilson
2014-01-25Merge branch 'topic/ppgtt' into drm-intel-next-queuedDaniel Vetter
2014-01-22drm/i915: Fix disabled semaphoresBen Widawsky
2014-01-07drm/i915: Flush outstanding requests before allocating new seqnoChris Wilson
2013-12-18drm/i915: Make pin count per VMABen Widawsky
2013-12-17drm/i915: Don't emit mbox updates without semaphoresBen Widawsky
2013-11-28drm/i915: Add power well arguments to force wake routines.Deepak S
2013-11-26drm/i915: Drop forcewake w/a for missed interrupts/seqno on SandybridgeChris Wilson
2013-11-21drm/i915: Emit SRM after the MSG_FBC_REND_STATE LRIVille Syrjälä
2013-11-21drm/i915: Limit FBC flush to post batch flushVille Syrjälä
2013-11-14drm/i915/bdw: Add comment about gen8 HWS PGABen Widawsky
2013-11-08drm/i915/bdw: Take render error interrupt out of the maskDaniel Vetter
2013-11-08drm/i915/bdw: BSD init for gen8 alsoBen Widawsky
2013-11-08drm/i915/bdw: Render ring flushingBen Widawsky
2013-11-08drm/i915/bdw: unleash PPGTTBen Widawsky
2013-11-08drm/i915/bdw: Update MI_FLUSH_DWBen Widawsky
2013-11-08drm/i915/bdw: dispatch updates (64b related)Ben Widawsky
2013-11-08drm/i915/bdw: Implement interrupt changesBen Widawsky
2013-10-16drm/i915: Do a fuller init after resetBen Widawsky
2013-10-10drm/i915: Remove gen specific checks in MMIOBen Widawsky
2013-09-19drm/i915: s/HAS_L3_GPU_CACHE/HAS_L3_DPFBen Widawsky
2013-09-19drm/i915: Add second slice l3 remappingBen Widawsky
2013-09-10drm/i915: Write RING_TAIL once per-requestChris Wilson
generated by cgit v1.2.3 (git 2.25.1) at 2026-07-11 16:02:34 +0000