diff options
| author | Khristine Andreea Barbulescu <khristineandreea.barbulescu@oss.nxp.com> | 2026-06-30 14:54:03 +0200 |
|---|---|---|
| committer | Frank Li <Frank.Li@nxp.com> | 2026-07-06 11:29:09 -0400 |
| commit | 5e7e00f811fb1808352a22d18e20aa8026c6d73c (patch) | |
| tree | 45f3f28cfebdd5f834b6f0dd57e485360d6d4270 /tools/perf/scripts/python | |
| parent | 41cd3d91ca8595f48cae5169ff8e4089c88670f2 (diff) | |
arm64: dts: s32g: describe GPIO and EIRQ resources in SIUL2 pinctrl node
Update the SIUL2 pinctrl node to describe the additional register
ranges and DT properties used by the updated SIUL2 driver.
Besides the MSCR and IMCR ranges used for pinmux and pin
configuration, the SIUL2 block also provides PGPDO and
PGPDI registers for GPIO output and input operations,
as well as an EIRQ register window for external interrupt configuration.
The driver supports both legacy pinctrl-only DTs and
extended DTs with GPIO and IRQ.
Reflect these resources in the SIUL2 pinctrl node by adding:
- the PGPDO and PGPDI register ranges
- the EIRQ register range
- gpio-controller, #gpio-cells and gpio-ranges
- interrupt-controller, #interrupt-cells and interrupts
Keep the hardware description aligned with the updated SIUL2
driver, where pinctrl, GPIO data access and the EIRQ register
block are described under the same device node.
Signed-off-by: Khristine Andreea Barbulescu <khristineandreea.barbulescu@oss.nxp.com>
Reviewed-by: Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com>
Signed-off-by: Frank Li <Frank.Li@nxp.com>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions
