summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/task-analyzer.py
diff options
context:
space:
mode:
authorFaiyaz Mohammed <faiyaz.mohammed@oss.qualcomm.com>2026-07-13 15:28:52 +0530
committerBjorn Andersson <andersson@kernel.org>2026-07-17 17:22:44 -0500
commit43584144a46bccbe90482cd8eede9596d8fc47dc (patch)
tree6beb03651d2c6392fe64d97dc15cdf3e12395065 /tools/perf/scripts/python/task-analyzer.py
parent26ead60b1a2722627759dc8c279ed336826bb5e1 (diff)
soc: qcom: llcc: Skip ECC interrupt setup on Shikra, pre-configured by DSF
On Shikra, the DDR System Firmware (DSF) configures ECC interrupt routing before the kernel driver probes — it enables Tag/Data RAM interrupts and programs error thresholds in the LLCC interrupt-enable registers. Set irq_configured in shikra_cfg so that qcom_llcc_edac_probe() skips calling qcom_llcc_core_setup(), which would otherwise overwrite the firmware-managed register state with redundant writes. Signed-off-by: Faiyaz Mohammed <faiyaz.mohammed@oss.qualcomm.com> Reviewed-by: Mukesh Ojha <mukesh.ojha@oss.qualcomm.com> Reviewed-by: Komal Bajaj <komal.bajaj@oss.qualcomm.com> Link: https://lore.kernel.org/r/20260713-shikra-edac-v2-1-22fcb3ca9fb9@qti.qualcomm.com [bjorn: Changed subject prefix] Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python/task-analyzer.py')
0 files changed, 0 insertions, 0 deletions