diff options
| author | Imre Deak <imre.deak@intel.com> | 2026-02-16 09:04:18 +0200 |
|---|---|---|
| committer | Imre Deak <imre.deak@intel.com> | 2026-02-17 16:20:57 +0200 |
| commit | ec4db429fd38e5c5cbea3521049739fd2718845c (patch) | |
| tree | fadbb5313def6bdb4834f65820a73f1d4ab58aac /tools/perf/scripts/python/flamegraph.py | |
| parent | daa199abc3d3d1740c9e3a2c3e9216ae5b447cad (diff) | |
drm/i915/dp: Add missing slice count check during mode validation
Add the missing check for a valid slice count during
mode validation when DSC is enabled.
Cc: Vinod Govindapillai <vinod.govindapillai@intel.com>
Fixes: 745395b51c26 ("drm/i915/dp: Add intel_dp_mode_valid_with_dsc()")
Reviewed-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
Signed-off-by: Imre Deak <imre.deak@intel.com>
Link: https://patch.msgid.link/20260216070421.714884-2-imre.deak@intel.com
Diffstat (limited to 'tools/perf/scripts/python/flamegraph.py')
0 files changed, 0 insertions, 0 deletions