summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)Author
2024-01-25clk: qcom: dispcc-sm8550: Use the correct PLL configuration functionKonrad Dybcio
2024-01-25clk: qcom: dispcc-sm8550: Update disp PLL settingsKonrad Dybcio
2024-01-25clk: qcom: gpucc-sm8550: Update GPU PLL settingsKonrad Dybcio
2024-01-25clk: qcom: gcc-sm8550: Mark RCGs shared where applicableKonrad Dybcio
2024-01-25clk: qcom: gcc-sm8550: use collapse-voting for PCIe GDSCsKonrad Dybcio
2024-01-25clk: qcom: gcc-sm8550: Mark the PCIe GDSCs votableKonrad Dybcio
2024-01-25clk: qcom: gcc-sm8550: Add the missing RETAIN_FF_ENABLE GDSC flagKonrad Dybcio
2024-01-25clk: si5341: fix an error code problem in si5341_output_clk_set_rateSu Hui
2024-01-25clk: rs9: Fix DIF OEn bit placement on 9FGV0241Marek Vasut
2024-01-25drivers: clk: zynqmp: update divider round rate logicJay Buddhabhatti
2024-01-25drivers: clk: zynqmp: calculate closest mux rateJay Buddhabhatti
2024-01-25clk: sp7021: fix return value check in sp7021_clk_probe()Yang Yingliang
2024-01-25clk: qcom: videocc-sm8150: Add missing PLL config propertySatya Priya Kakitapalli
2024-01-25clk: renesas: rzg2l: Check reset monitor registersClaudiu Beznea
2024-01-25clk: renesas: rzg2l-cpg: Reuse code in rzg2l_cpg_reset()Claudiu Beznea
2024-01-25clk: qcom: gpucc-sm8150: Update the gpu_cc_pll1 configSatya Priya Kakitapalli
2023-12-13Merge tag 'v6.7-rockchip-clkfixes1' of git://git.kernel.org/pub/scm/linux/ker...Stephen Boyd
2023-11-28clk: rockchip: rk3128: Fix SCLK_SDMMC's clock nameAlex Bee
2023-11-28clk: rockchip: rk3128: Fix aclk_peri_src's parentFinley Xiao
2023-11-27clk: qcom: Fix SM_CAMCC_8550 dependenciesJagadeesh Kona
2023-11-16clk: rockchip: rk3128: Fix HCLK_OTG gate registerWeihao Li
2023-11-16clk: rockchip: rk3568: Add PLL rate for 292.5MHzChris Morgan
2023-11-01Merge tag 'soc-drivers-6.7' of git://git.kernel.org/pub/scm/linux/kernel/git/...Linus Torvalds
2023-10-31Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds
2023-10-30Merge branch 'clk-cleanup' into clk-nextStephen Boyd
2023-10-30Merge branches 'clk-renesas', 'clk-kunit', 'clk-regmap' and 'clk-frac-divider...Stephen Boyd
2023-10-30Merge branches 'clk-debugfs', 'clk-spreadtrum', 'clk-sifive', 'clk-counted' a...Stephen Boyd
2023-10-30Merge branches 'clk-doc', 'clk-amlogic', 'clk-mediatek', 'clk-twl' and 'clk-i...Stephen Boyd
2023-10-27Merge tag 'clk-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds
2023-10-27clk: Fix clk gate kunit test on big-endian CPUsStephen Boyd
2023-10-27clk: si521xx: Increase stack based print buffer size in probeMarek Vasut
2023-10-24clk: mediatek: fix double free in mtk_clk_register_pllfh()Dan Carpenter
2023-10-23clk: socfpga: agilex: Add bounds-checking coverage for struct stratix10_clock...Gustavo A. R. Silva
2023-10-23clk: socfpga: Fix undefined behavior bug in struct stratix10_clock_dataGustavo A. R. Silva
2023-10-23clk: sifive: Allow building the driver as a moduleSamuel Holland
2023-10-23clk: analogbits: Allow building the library as a moduleSamuel Holland
2023-10-23clk: sprd: Composite driver support offset configZhifeng Tang
2023-10-23clk: Allow phase adjustment from debugfsJohn Keeping
2023-10-23clk: Show active consumers of clocks in debugfsVishal Badole
2023-10-23clk: Use device_get_match_data()Rob Herring
2023-10-23clk: visconti: Add bounds-checking coverage for struct visconti_pll_providerGustavo A. R. Silva
2023-10-23clk: visconti: Fix undefined behavior bug in struct visconti_pll_providerGustavo A. R. Silva
2023-10-23clk: cdce925: Extend match support for OF tablesBiju Das
2023-10-23clk: si570: Simplify probeBiju Das
2023-10-23clk: si5351: Simplify probeBiju Das
2023-10-23clk: rs9: Use i2c_get_match_data() instead of device_get_match_data()Biju Das
2023-10-23clk: clk-si544: Simplify probe() and is_valid_frequency()Biju Das
2023-10-23clk: si521xx: Use i2c_get_match_data() instead of device_get_match_data()Biju Das
2023-10-23clk: meson: S4: select CONFIG_COMMON_CLK_MESON_CLKC_UTILSArnd Bergmann
2023-10-21clk: qcom: apss-ipq6018: add the GPLL0 clock also as clock providerKathiravan Thirumoorthy