summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)Author
2024-02-05clk: imx: clk-imx8qxp: fix LVDS bypass, pixel and phy clocksAlexander Stein
2024-02-05clk: mmp: pxa168: Fix memory leak in pxa168_clk_init()Kuan-Wei Chiu
2024-02-05clk: hi3620: Fix memory leak in hi3620_mmc_clk_init()Kuan-Wei Chiu
2024-01-25clk: qcom: dispcc-sm8550: Update disp PLL settingsKonrad Dybcio
2024-01-25clk: qcom: gcc-sm8550: Mark RCGs shared where applicableKonrad Dybcio
2024-01-25clk: qcom: gcc-sm8550: use collapse-voting for PCIe GDSCsKonrad Dybcio
2024-01-25clk: qcom: gcc-sm8550: Mark the PCIe GDSCs votableKonrad Dybcio
2024-01-25clk: qcom: gcc-sm8550: Add the missing RETAIN_FF_ENABLE GDSC flagKonrad Dybcio
2024-01-25clk: si5341: fix an error code problem in si5341_output_clk_set_rateSu Hui
2024-01-25clk: rs9: Fix DIF OEn bit placement on 9FGV0241Marek Vasut
2024-01-25drivers: clk: zynqmp: update divider round rate logicJay Buddhabhatti
2024-01-25drivers: clk: zynqmp: calculate closest mux rateJay Buddhabhatti
2024-01-25clk: sp7021: fix return value check in sp7021_clk_probe()Yang Yingliang
2024-01-25clk: qcom: videocc-sm8150: Add missing PLL config propertySatya Priya Kakitapalli
2024-01-25clk: qcom: videocc-sm8150: Update the videocc resetsSatya Priya Kakitapalli
2024-01-25clk: renesas: rzg2l: Check reset monitor registersClaudiu Beznea
2024-01-25clk: renesas: rzg2l-cpg: Reuse code in rzg2l_cpg_reset()Claudiu Beznea
2024-01-25clk: qcom: gpucc-sm8150: Update the gpu_cc_pll1 configSatya Priya Kakitapalli
2024-01-20clk: rockchip: rk3128: Fix HCLK_OTG gate registerWeihao Li
2024-01-20clk: rockchip: rk3568: Add PLL rate for 292.5MHzChris Morgan
2024-01-10clk: rockchip: rk3128: Fix SCLK_SDMMC's clock nameAlex Bee
2024-01-10clk: rockchip: rk3128: Fix aclk_peri_src's parentFinley Xiao
2024-01-10clk: si521xx: Increase stack based print buffer size in probeMarek Vasut
2023-11-28clk: qcom: ipq6018: drop the CLK_SET_RATE_PARENT flag from PLL clocksKathiravan Thirumoorthy
2023-11-28clk: qcom: ipq8074: drop the CLK_SET_RATE_PARENT flag from PLL clocksKathiravan Thirumoorthy
2023-11-28clk: visconti: Fix undefined behavior bug in struct visconti_pll_providerGustavo A. R. Silva
2023-11-28clk: socfpga: Fix undefined behavior bug in struct stratix10_clock_dataGustavo A. R. Silva
2023-11-20clk: scmi: Free scmi_clk allocated when the clocks with invalid info are skippedSudeep Holla
2023-11-20clk: mediatek: fix double free in mtk_clk_register_pllfh()Dan Carpenter
2023-11-20clk: qcom: ipq5332: drop the CLK_SET_RATE_PARENT flag from GPLL clocksKathiravan Thirumoorthy
2023-11-20clk: qcom: ipq9574: drop the CLK_SET_RATE_PARENT flag from GPLL clocksKathiravan Thirumoorthy
2023-11-20clk: qcom: ipq5018: drop the CLK_SET_RATE_PARENT flag from GPLL clocksKathiravan Thirumoorthy
2023-11-20clk: qcom: apss-ipq-pll: Fix 'l' value for ipq5332_pll_configVaradarajan Narayanan
2023-11-20clk: qcom: apss-ipq-pll: Use stromer plus ops for stromer plus pllVaradarajan Narayanan
2023-11-20clk: qcom: clk-alpha-pll: introduce stromer plus opsVaradarajan Narayanan
2023-11-20clk: qcom: config IPQ_APSS_6018 should depend on QCOM_SMEMVaradarajan Narayanan
2023-11-20clk: mediatek: clk-mt2701: Add check for mtk_alloc_clk_dataJiasheng Jiang
2023-11-20clk: mediatek: clk-mt7629: Add check for mtk_alloc_clk_dataJiasheng Jiang
2023-11-20clk: mediatek: clk-mt7629-eth: Add check for mtk_alloc_clk_dataJiasheng Jiang
2023-11-20clk: mediatek: clk-mt6797: Add check for mtk_alloc_clk_dataJiasheng Jiang
2023-11-20clk: mediatek: clk-mt6779: Add check for mtk_alloc_clk_dataJiasheng Jiang
2023-11-20clk: mediatek: clk-mt6765: Add check for mtk_alloc_clk_dataJiasheng Jiang
2023-11-20clk: npcm7xx: Fix incorrect kfreeJonathan Neuschäfer
2023-11-20clk: ti: fix double free in of_ti_divider_clk_setup()Dan Carpenter
2023-11-20clk: keystone: pll: fix a couple NULL vs IS_ERR() checksDan Carpenter
2023-11-20clk: ralink: mtmips: quiet unused variable warningSergio Paracuellos
2023-11-20clk: renesas: rzg2l: Fix computation formulaClaudiu Beznea
2023-11-20clk: renesas: rzg2l: Use FIELD_GET() for PLL register fieldsClaudiu Beznea
2023-11-20clk: renesas: rzg2l: Trust value returned by hardwareClaudiu Beznea
2023-11-20clk: renesas: rzg2l: Lock around writes to mux registerClaudiu Beznea