diff options
| author | Gustavo Sousa <gustavo.sousa@intel.com> | 2026-03-09 21:42:12 -0300 |
|---|---|---|
| committer | Gustavo Sousa <gustavo.sousa@intel.com> | 2026-03-10 19:18:46 -0300 |
| commit | 68bed0d6bfae422b7297c62736fee0134b3b0c24 (patch) | |
| tree | ba66ba662373b33b217911a7dae191057dda5159 /tools/perf/scripts/python/stackcollapse.py | |
| parent | 44b512754d168b9ed7b8bc128565150203c9ac38 (diff) | |
drm/xe: Translate C-state "reset value" into RC6
There are higher level sleep states that will cause RC6 state readout to
come back with an "in-reset" value. That is the case with NVL-P. As
those states are only possible if the GT is already in C6, let's just
translate the "reset value" into C6 when doing the readout.
Bspec: 67651
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Link: https://patch.msgid.link/20260309-extra-nvl-p-enabling-patches-v5-7-be9c902ee34e@intel.com
Signed-off-by: Gustavo Sousa <gustavo.sousa@intel.com>
Diffstat (limited to 'tools/perf/scripts/python/stackcollapse.py')
0 files changed, 0 insertions, 0 deletions