diff options
| author | Jouni Högander <jouni.hogander@intel.com> | 2026-03-04 13:30:11 +0200 |
|---|---|---|
| committer | Jouni Högander <jouni.hogander@intel.com> | 2026-03-09 07:23:56 +0200 |
| commit | 3140af2fab505a4cd47d516284529bf1585628be (patch) | |
| tree | 737bfc353e5d03f4dd36807f6b74a102ebb54917 /tools/perf/scripts/python/bin | |
| parent | c8698d61aeb3f70fe33761ee9d3d0e131b5bc2eb (diff) | |
drm/i915/psr: Write DSC parameters on Selective Update in ET mode
There are slice row per frame and pic height parameters in DSC that needs
to be configured on every Selective Update in Early Transport mode. Use
helper provided by DSC code to configure these on Selective Update when in
Early Transport mode. Also fill crtc_state->psr2_su_area with full frame
area on full frame update for DSC calculation.
v2: move psr2_su_area under skip_sel_fetch_set_loop label
Bspec: 68927, 71709
Fixes: 467e4e061c44 ("drm/i915/psr: Enable psr2 early transport as possible")
Cc: <stable@vger.kernel.org> # v6.9+
Signed-off-by: Jouni Högander <jouni.hogander@intel.com>
Reviewed-by: Ankit Nautiyal <ankit.k.nautiyal@intel.com>
Link: https://patch.msgid.link/20260304113011.626542-5-jouni.hogander@intel.com
Diffstat (limited to 'tools/perf/scripts/python/bin')
0 files changed, 0 insertions, 0 deletions