1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
|
/*-
* SPDX-License-Identifier: BSD-2-Clause
*
* Copyright (c) 2007, 2008 Rui Paulo <rpaulo@FreeBSD.org>
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
* DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
* STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
* ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
*/
#define ASMC_MAXFANS 6
struct asmc_softc {
device_t sc_dev;
struct mtx sc_mtx;
int sc_nfan;
int sc_nkeys;
int16_t sms_rest_x;
int16_t sms_rest_y;
int16_t sms_rest_z;
struct sysctl_oid *sc_fan_tree[ASMC_MAXFANS+1];
struct sysctl_oid *sc_temp_tree;
struct sysctl_oid *sc_sms_tree;
struct sysctl_oid *sc_light_tree;
const struct asmc_model *sc_model;
int sc_rid_port;
int sc_rid_irq;
struct resource *sc_ioport;
struct resource *sc_irq;
void *sc_cookie;
int sc_sms_intrtype;
struct taskqueue *sc_sms_tq;
struct task sc_sms_task;
uint8_t sc_sms_intr_works;
};
/*
* Data port.
*/
#define ASMC_DATAPORT_READ(sc) bus_read_1(sc->sc_ioport, 0x00)
#define ASMC_DATAPORT_WRITE(sc, val) \
bus_write_1(sc->sc_ioport, 0x00, val)
#define ASMC_STATUS_MASK 0x0f
/*
* Command port.
*/
#define ASMC_CMDPORT_READ(sc) bus_read_1(sc->sc_ioport, 0x04)
#define ASMC_CMDPORT_WRITE(sc, val) \
bus_write_1(sc->sc_ioport, 0x04, val)
#define ASMC_CMDREAD 0x10
#define ASMC_CMDWRITE 0x11
/*
* Interrupt port.
*/
#define ASMC_INTPORT_READ(sc) bus_read_1(sc->sc_ioport, 0x1f)
/* Number of keys */
#define ASMC_NKEYS "#KEY" /* RO; 4 bytes */
/*
* Fan control via SMC.
*/
#define ASMC_KEY_FANCOUNT "FNum" /* RO; 1 byte */
#define ASMC_KEY_FANMANUAL "FS! " /* RW; 2 bytes */
#define ASMC_KEY_FANID "F%dID" /* RO; 16 bytes */
#define ASMC_KEY_FANSPEED "F%dAc" /* RO; 2 bytes */
#define ASMC_KEY_FANMINSPEED "F%dMn" /* RO; 2 bytes */
#define ASMC_KEY_FANMAXSPEED "F%dMx" /* RO; 2 bytes */
#define ASMC_KEY_FANSAFESPEED "F%dSf" /* RO; 2 bytes */
#define ASMC_KEY_FANTARGETSPEED "F%dTg" /* RW; 2 bytes */
/*
* Sudden Motion Sensor (SMS).
*/
#define ASMC_SMS_INIT1 0xe0
#define ASMC_SMS_INIT2 0xf8
#define ASMC_KEY_SMS "MOCN" /* RW; 2 bytes */
#define ASMC_KEY_SMS_X "MO_X" /* RO; 2 bytes */
#define ASMC_KEY_SMS_Y "MO_Y" /* RO; 2 bytes */
#define ASMC_KEY_SMS_Z "MO_Z" /* RO; 2 bytes */
#define ASMC_KEY_SMS_LOW "MOLT" /* RW; 2 bytes */
#define ASMC_KEY_SMS_HIGH "MOHT" /* RW; 2 bytes */
#define ASMC_KEY_SMS_LOW_INT "MOLD" /* RW; 1 byte */
#define ASMC_KEY_SMS_HIGH_INT "MOHD" /* RW; 1 byte */
#define ASMC_KEY_SMS_FLAG "MSDW" /* RW; 1 byte */
#define ASMC_SMS_INTFF 0x60 /* Free fall Interrupt */
#define ASMC_SMS_INTHA 0x6f /* High Acceleration Interrupt */
#define ASMC_SMS_INTSH 0x80 /* Shock Interrupt */
/*
* Light Sensor.
*/
#define ASMC_ALSL_INT2A 0x2a /* Ambient Light related Interrupt */
/*
* Keyboard backlight.
*/
#define ASMC_KEY_LIGHTLEFT "ALV0" /* RO; 6 bytes */
#define ASMC_KEY_LIGHTRIGHT "ALV1" /* RO; 6 bytes */
#define ASMC_KEY_LIGHTVALUE "LKSB" /* WO; 2 bytes */
/*
* Clamshell.
*/
#define ASMC_KEY_CLAMSHELL "MSLD" /* RO; 1 byte */
/*
* Interrupt keys.
*/
#define ASMC_KEY_INTOK "NTOK" /* WO; 1 byte */
/*
* Temperatures.
*
* First for MacBook, second for MacBook Pro, third for Intel Mac Mini,
* fourth the Mac Pro 8-core and finally the MacBook Air.
*
*/
/* maximum array size for temperatures including the last NULL */
#define ASMC_TEMP_MAX 80
#define ASMC_MB_TEMPS { "TB0T", "TN0P", "TN1P", "Th0H", "Th1H", \
"TM0P", NULL }
#define ASMC_MB_TEMPNAMES { "enclosure", "northbridge1", \
"northbridge2", "heatsink1", \
"heatsink2", "memory", }
#define ASMC_MB_TEMPDESCS { "Enclosure Bottomside", \
"Northbridge Point 1", \
"Northbridge Point 2", "Heatsink 1", \
"Heatsink 2", "Memory Bank A", }
#define ASMC_MB31_TEMPS { "TB0T", "TN0P", "Th0H", "Th1H", \
"TM0P", NULL }
#define ASMC_MB31_TEMPNAMES { "enclosure", "northbridge1", \
"heatsink1", "heatsink2", \
"memory", }
#define ASMC_MB31_TEMPDESCS { "Enclosure Bottomside", \
"Northbridge Point 1", \
"Heatsink 1","Heatsink 2" \
"Memory Bank A", }
#define ASMC_MB71_TEMPS { "TB0T", "TB1T", "TB2T", "TC0D", "TC0P", \
"TH0P", "TN0D", "TN0P", "TN0S", "TN1D", \
"TN1E", "TN1F", "TN1G", "TN1S", "Th1H", \
"Ts0P", "Ts0S", NULL }
#define ASMC_MB71_TEMPNAMES { "enclosure_bottom0", "battery_1", "battery_2", "cpu_package", "cpu_proximity", \
"hdd_bay", "northbridge0_diode", "northbridge0_proximity", "TN0S", "mpc_die2", \
"TN1E", "TN1F", "TN1G", "TN1S", "heatsink1", \
"palm_rest", "memory_proximity", }
#define ASMC_MB71_TEMPDESCS { "Enclosure Bottom 0", "Battery 1", "Battery 2", "CPU Package", "CPU Proximity", \
"HDD Bay", "Northbridge Diode", "Northbridge Proximity", "TN0S", "MPC Die 2", \
"TN1E", "TN1F", "TN1G", "TN1S", "Heatsink 1", \
"Palm Rest", "Memory Proximity", }
#define ASMC_MBP_TEMPS { "TB0T", "Th0H", "Th1H", "Tm0P", \
"TG0H", "TG0P", "TG0T", NULL }
#define ASMC_MBP_TEMPNAMES { "enclosure", "heatsink1", \
"heatsink2", "memory", "graphics", \
"graphicssink", "unknown", }
#define ASMC_MBP_TEMPDESCS { "Enclosure Bottomside", \
"Heatsink 1", "Heatsink 2", \
"Memory Controller", \
"Graphics Chip", "Graphics Heatsink", \
"Unknown", }
#define ASMC_MBP4_TEMPS { "TB0T", "Th0H", "Th1H", "Th2H", "Tm0P", \
"TG0H", "TG0D", "TC0D", "TC0P", "Ts0P", \
"TTF0", "TW0P", NULL }
#define ASMC_MBP4_TEMPNAMES { "enclosure", "heatsink1", "heatsink2", \
"heatsink3", "memory", "graphicssink", \
"graphics", "cpu", "cpu2", "unknown1", \
"unknown2", "wireless", }
#define ASMC_MBP4_TEMPDESCS { "Enclosure Bottomside", \
"Main Heatsink 1", "Main Heatsink 2", \
"Main Heatsink 3", \
"Memory Controller", \
"Graphics Chip Heatsink", \
"Graphics Chip Diode", \
"CPU Temperature Diode", "CPU Point 2", \
"Unknown", "Unknown", \
"Wireless Module", }
#define ASMC_MBP51_TEMPS { "TB0T", "TB1T", "TB2T", "TB3T", "TC0D", \
"TC0F", "TC0P", "TG0D", "TG0F", "TG0H", \
"TG0P", "TG0T", "TG1H", "TN0D", "TN0P", \
"TTF0", "Th2H", "Tm0P", "Ts0P", "Ts0S", \
NULL }
#define ASMC_MBP51_TEMPNAMES { "enclosure_bottom_0", "enclosure_bottom_1", \
"enclosure_bottom_2", "enclosure_bottom_3", \
"cpu_diode", "cpu", \
"cpu_pin", "gpu_diode", \
"gpu", "gpu_heatsink", \
"gpu_pin", "gpu_transistor", \
"gpu_2_heatsink", "northbridge_diode", \
"northbridge_pin", "unknown", \
"heatsink_2", "memory_controller", \
"pci_express_slot_pin", "pci_express_slot_unk" }
#define ASMC_MBP51_TEMPDESCS { "Enclosure Bottom 0", "Enclosure Bottom 1", \
"Enclosure Bottom 2", "Enclosure Bottom 3", \
"CPU Diode", "CPU ???", \
"CPU Pin", "GPU Diode", \
"GPU ???", "GPU Heatsink", \
"GPU Pin", "GPU Transistor", \
"GPU 2 Heatsink", "Northbridge Diode", \
"Northbridge Pin", "Unknown", \
"Heatsink 2", "Memory Controller", \
"PCI Express Slot Pin", "PCI Express Slot (unk)" }
#define ASMC_MBP62_TEMPS { "TB0T", "TB1T", "TB2T", \
"TC0C", "TC0D", "TC0P", \
"TC1C", "TG0D", "TG0P", \
"TG0T", "TMCD", "TP0P", \
"TPCD", "Th1H", "Th2H", \
"Tm0P", "Ts0P", "Ts0S" }
#define ASMC_MBP62_TEMPNAMES { "enclosure_bottom_0", "enclosure_bottom_1", \
"enclosure_bottom_2", "cpu0", \
"cpu_diode", "cpu_proximity", \
"cpu1", "gpu_diode", \
"gpu_pin", "gpu_transistor", \
"TMCD", "pch_controller_proximity", \
"pch_die", "heatsink1", \
"heatsink2", "memory-controller", \
"palmrest", "memoryproximity" }
#define ASMC_MBP62_TEMPDESCS { "Enclosure Bottom 0", "Enclosure Bottom 1", \
"Enclosure Bottom 2", "CPU 0", \
"CPU Diode", "CPU Proximity", \
"CPU 1", "GPU Diode", \
"GPU Pin", "GPU Transistor", \
"TMCD", "PCH Controller Proximity", \
"PCH Die", "Heat Sink 1", \
"Heat Sink 2", "Memory Controller", \
"Palm Rest", "Memory Proximity" }
#define ASMC_MBP55_TEMPS { "TB0T", "TB1T", \
"TB2T", "TB3T", \
"TC0D", "TC0P", \
"TN0D", "TN0P", \
"TTF0", \
"Th0H", "Th1H", "ThFH", \
"Ts0P", "Ts0S", \
NULL }
#define ASMC_MBP55_TEMPNAMES { "enclosure_bottom_0", "enclosure_bottom_1", \
"enclosure_bottom_2", "enclosure_bottom_3", \
"cpu_diode", "cpu_pin", \
"northbridge_diode", "northbridge_pin", \
"unknown", \
"heatsink_0", "heatsink_1", "heatsink_2", \
"pci_express_slot_pin", "pci_express_slot_unk" }
#define ASMC_MBP55_TEMPDESCS { "Enclosure Bottom 0", "Enclosure Bottom 1", \
"Enclosure Bottom 2", "Enclosure Bottom 3", \
"CPU Diode", "CPU Pin", \
"Northbridge Diode", "Northbridge Pin", \
"Unknown", \
"Heatsink 0", "Heatsink 1", "Heatsink 2", \
"PCI Express Slot Pin", "PCI Express Slot (unk)" }
#define ASMC_MBP81_TEMPS { "TB0T", "TB1T", "TB2T", "TC0C", "TC0D", \
"TC0E", "TC0F", "TC0P", "TC1C", "TC2C", \
"TCFC", "TCGC", "TCSA", "TM0S", "TMBS", \
"TP0P", "TPCD", "TW0P", "Th1H", "Ts0P", \
"Ts0S", NULL }
#define ASMC_MBP81_TEMPNAMES { "enclosure", "TB1T", "TB2T", "TC0C", "TC0D", \
"TC0E", "TC0F", "TC0P", "TC1C", "TC2C", \
"TCFC", "TCGC", "TCSA", "TM0S", "TMBS", \
"TP0P", "TPCD", "wireless", "Th1H", "Ts0P", \
"Ts0S" }
#define ASMC_MBP81_TEMPDESCS { "Enclosure Bottomside", "TB1T", "TB2T", "TC0C", "TC0D", \
"TC0E", "TC0F", "TC0P", "TC1C", "TC2C", \
"TCFC", "TCGC", "TCSA", "TM0S", "TMBS", \
"TP0P", "TPCD", "TW0P", "Th1H", "Ts0P", \
"Ts0S" }
#define ASMC_MBP82_TEMPS { "TB0T", "TB1T", "TB2T", "TC0C", "TC0D", \
"TC0E", "TC0F", "TC0P", "TC1C", "TC2C", \
"TC3C", "TC4C", "TCFC", "TCGC", "TCSA", \
"TCTD", "TG0D", "TG0P", "THSP", "TM0S", \
"TMBS", "TP0P", "TPCD", "TW0P", "Th1H", \
"Th2H", "Tm0P", "Ts0P", "Ts0S", NULL }
#define ASMC_MBP82_TEMPNAMES { "enclosure", "TB1T", "TB2T", "TC0C", "TC0D", \
"TC0E", "TC0F", "TC0P", "TC1C", "TC2C", \
"TC3C", "TC4C", "TCFC", "TCGC", "TCSA", \
"TCTD", "graphics", "TG0P", "THSP", "TM0S", \
"TMBS", "TP0P", "TPCD", "wireless", "Th1H", \
"Th2H", "memory", "Ts0P", "Ts0S" }
#define ASMC_MBP82_TEMPDESCS { "Enclosure Bottomside", "TB1T", "TB2T", "TC0C", "TC0D", \
"TC0E", "TC0F", "TC0P", "TC1C", "TC2C", \
"TC3C", "TC4C", "TCFC", "TCGC", "TCSA", \
"TCTD", "TG0D", "TG0P", "THSP", "TM0S", \
"TMBS", "TP0P", "TPCD", "TW0P", "Th1H", \
"Th2H", "Tm0P", "Ts0P", "Ts0S" }
#define ASMC_MBP91_TEMPS { "TA0P", "TB0T", "TB1T", "TB2T", "TC0E", \
"TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \
"TC4C", "TCGC", "TCSA", "TCXC", "TG0D", \
"TG0P", "TG1D", "TG1F", "TG1d", "TGTC", \
"TGTD", "TM0P", "TM0S", "TP0P", "TPCD", \
"Th1H", "Th2H", "Ts0P", "Ts0S", "Tsqf", NULL }
#define ASMC_MBP91_TEMPNAMES { "ambient", "enclosure_bottom_1", "enclosure_bottom_2", \
"enclosure_bottom_3", "cpu_die_peci_0", "cpu_die_peci_1", \
"cpu_proximity", "cpu_core_1", "cpu_core_2", "cpu_core_3", \
"cpu_core_4", "intel_gpu", "cpu_sys_agent", \
"cpu_core_peci", "gpu_analog", \
"gpu_proximity", "geforce_gpu_digital", "tg1f", \
"gpu_2_die", "tgtc", "tgtd", "memory_proximity", \
"mem_bank_a1", "platform_ctrl_hub", "pch_digital", \
"main_heatsink_r", "main_heatsink_l", "palm_rest", \
"bottom_skin", "tsqf" }
#define ASMC_MBP91_TEMPDESCS { "Ambient", "Enclosure Bottom 1", "Enclosure Bottom 2", \
"Enclosure Bottom 3", "CPU Die PECI 0", "CPU Die PECI 1", \
"CPU Proximity", "CPU Core 1", "CPU Core 2", \
"CPU Core 3", "CPU Core 4", "Intel GPU", \
"CPU System Agent Core", "CPU Core - PECI", \
"GPU Die - Analog", "GPU Proximity", \
"GeForce GPU Die - Digital", "TG1F", "GPU 2 Die" \
"TGTC", "TGTD", "Memory Proximity", \
"Memory Bank A1", "Platform Controller Hub", "PCH Die - Digital", \
"Main Heatsink Right", "Main Heatsink Left", "Palm Rest", \
"Bottom Skin", "Tsqf" }
#define ASMC_MBP92_TEMPS { "Ts0P", "Ts0S", "TA0P", "TB1T", "TB2T", \
"TB0T", "TC1C", "TC2C", "TC0E", "TC0F", \
"TC0J", "TC0P", "TCFC", "TCGC", "TCSA", \
"TCTD", "TCXC", "TG1D", "TM0P", "TM0S", \
"TPCD", NULL }
#define ASMC_MBP92_TEMPNAMES { "Ts0P", "Ts0S", "TA0P", "TB1T", "TB2T", \
"TB0T", "TC1C", "TC2C", "TC0E", "TC0F", \
"TC0J", "TC0P", "TCFC", "TCGC", "TCSA", \
"TCTD", "TCXC", "TG1D", "TM0P", "TM0S", \
"TPCD" }
#define ASMC_MBP92_TEMPDESCS { "Palm Rest", "Memory Proximity", "Airflow 1", \
"Battery 1", "Battery 2", "Battery TS_MAX", \
"CPU Core 1", "CPU Core 2", "CPU1", "CPU1", \
"TC0J", "CPU 1 Proximity", "TCFC", \
"PECI GPU", "PECI SA", "TCTD", "PECI CPU", \
"GPU Die", "Memory Bank A1", "Memory Module A1", \
"PCH Die" }
#define ASMC_MBP112_TEMPS { "TB0T", "TB1T", "TB2T", "TBXT", "TC0E", \
"TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \
"TC4C", "TCFC", "TCGC", "TCSA", "TCTD", \
"TCXC", "TH0A", "TH0B", "TH0F", "TH0R", \
"TH0V", "TH0a", "TH0b", "TH0c", "TM0P", \
"TM0S", "TP0P", "TPCD", "TW0P", "Ta0P", \
"TaSP", "Th1H", "Th2H", "Ts0P", "Ts0S", \
"Ts1S", NULL }
#define ASMC_MBP112_TEMPNAMES { "TB0T", "TB1T", "TB2T", "TBXT", "TC0E", \
"TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \
"TC4C", "TCFC", "TCGC", "TCSA", "TCTD", \
"TCXC", "TH0A", "TH0B", "TH0F", "TH0R", \
"TH0V", "TH0a", "TH0b", "TH0c", "TM0P", \
"TM0S", "TP0P", "TPCD", "TW0P", "Ta0P", \
"TaSP", "Th1H", "Th2H", "Ts0P", "Ts0S", \
"Ts1S" }
#define ASMC_MBP112_TEMPDESCS { "TB0T", "TB1T", "TB2T", "TBXT", "TC0E", \
"TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \
"TC4C", "TCFC", "TCGC", "TCSA", "TCTD", \
"TCXC", "TH0A", "TH0B", "TH0F", "TH0R", \
"TH0V", "TH0a", "TH0b", "TH0c", "TM0P", \
"TM0S", "TP0P", "TPCD", "TW0P", "Ta0P", \
"TaSP", "Th1H", "Th2H", "Ts0P", "Ts0S", \
"Ts1S" }
#define ASMC_MBP113_TEMPS { "TB0T", "TB1T", "TB2T", "TBXT", "TC0E", \
"TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \
"TC4C", "TCFC", "TCGC", "TCSA", "TCTD", \
"TCXC", "TG0D", "TG0P", "TG1D", "TG1F", \
"TG1d", "TH0A", "TH0B", "TH0F", "TH0R", \
"TH0V", "TH0a", "TH0b", "TH0c", "TM0P", \
"TM0S", "TP0P", "TPCD", "TW0P", "Ta0P", \
"TaSP", "Th1H", "Th2H", "Ts0P", "Ts0S", \
"Ts1S", NULL }
#define ASMC_MBP113_TEMPNAMES { "TB0T", "TB1T", "TB2T", "TBXT", "TC0E", \
"TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \
"TC4C", "TCFC", "TCGC", "TCSA", "TCTD", \
"TCXC", "TG0D", "TG0P", "TG1D", "TG1F", \
"TG1d", "TH0A", "TH0B", "TH0F", "TH0R", \
"TH0V", "TH0a", "TH0b", "TH0c", "TM0P", \
"TM0S", "TP0P", "TPCD", "TW0P", "Ta0P", \
"TaSP", "Th1H", "Th2H", "Ts0P", "Ts0S", \
"Ts1S" }
#define ASMC_MBP113_TEMPDESCS { "TB0T", "TB1T", "TB2T", "TBXT", "TC0E", \
"TC0F", "TC0P", "TC1C", "TC2C", "TC3C", \
"TC4C", "TCFC", "TCGC", "TCSA", "TCTD", \
"TCXC", "TG0D", "TG0P", "TG1D", "TG1F", \
"TG1d", "TH0A", "TH0B", "TH0F", "TH0R", \
"TH0V", "TH0a", "TH0b", "TH0c", "TM0P", \
"TM0S", "TP0P", "TPCD", "TW0P", "Ta0P", \
"TaSP", "Th1H", "Th2H", "Ts0P", "Ts0S", \
"Ts1S" }
#define ASMC_MBP114_TEMPS { "IC0C", "ID0R", "IHDC", "IPBR", "IC0R", \
"IO3R", "IO5R", "IM0C", "IC1C", "IC2C", \
"IC3C", "ILDC", "IBLC", "IAPC", "IHSC", \
"ICMC", "TC0P", "TP0P", "TM0P", \
"Ta0P", "Th2H", "Th1H", "TW0P", "Ts0P", \
"Ts1P", "TB0T", "TB1T", "TB2T", "TH0A", "TH0B", \
"TC1C", "TC2C", "TC3C", "TC4C", "TCXC", \
"TCGC", "TPCD", "TCSA", "VC0C", "VD0R", \
"VP0R", "ALSL", "F0Ac", "F1Ac", "PCPC", \
"PCPG", "PCPT", "PSTR", "PDTR", NULL }
#define ASMC_MBP114_TEMPNAMES { "IC0C", "ID0R", "IHDC", "IPBR", "IC0R", \
"IO3R", "IO5R", "IM0C", "IC1C", "IC2C", \
"IC3C", "ILDC", "IBLC", "IAPC", "IHSC", \
"ICMC", "TC0P", "TP0P", "TM0P", \
"Ta0P", "Th2H", "Th1H", "TW0P", "Ts0P", \
"Ts1P", "TB0T", "TB1T", "TB2T", "TH0A", "TH0B", \
"TC1C", "TC2C", "TC3C", "TC4C", "TCXC", \
"TCGC", "TPCD", "TCSA", "VC0C", "VD0R", \
"VP0R", "ALSL", "F0Ac", "F1Ac", "PCPC", \
"PCPG", "PCPT", "PSTR", "PDTR" }
#define ASMC_MBP114_TEMPDESCS { "CPU High (CPU, I/O)", "DC In", "SSD", "Charger (BMON)", "CPU", \
"Other 3.3V", "Other 5V", "Memory", "Platform Controller Hub Core", "CPU Load Current Monitor", \
"CPU DDR", "LCD Panel", "LCD Backlight", "Airport", "Thunderbolt", \
"S2", "CPU Proximity", "Platform Controller Hub", "Memory Proximity", "Air Flow Proximity", \
"Left Fin Stack", "Right Fin Stack", "Airport Proximity", "Palm Rest", "Palm Rest Actuator", \
"Battery Max", "Battery Sensor 1", "Battery Sensor 2", "SSD A", "SSD B", \
"CPU Core 1", "CPU Core 2", "CPU Core 3", "CPU Core 4", "CPU PECI Die", \
"Intel GPU", "Platform Controller Hub PECI", "CPU System Agent Core", "CPU VCore", "DC In", \
"Pbus", "Ambient Light", "Leftside", "Rightside", "CPU Package Core", \
"CPU Package GPU", "CPU Package Total", "System Total", "DC In" }
/* MacBookPro11,5 - same as 11,4 but without IBLC, ICMC, and IC2C keys */
#define ASMC_MBP115_TEMPS { "IC0C", "ID0R", "IHDC", "IPBR", "IC0R", \
"IO3R", "IO5R", "IM0C", "IC1C", \
"IC3C", "ILDC", "IAPC", "IHSC", \
"TC0P", "TP0P", "TM0P", \
"Ta0P", "Th2H", "Th1H", "TW0P", "Ts0P", \
"Ts1P", "TB0T", "TB1T", "TB2T", "TH0A", "TH0B", \
"TC1C", "TC2C", "TC3C", "TC4C", "TCXC", \
"TCGC", "TPCD", "TCSA", "VC0C", "VD0R", \
"VP0R", "ALSL", "F0Ac", "F1Ac", "PCPC", \
"PCPG", "PCPT", "PSTR", "PDTR", NULL }
#define ASMC_MBP115_TEMPNAMES { "IC0C", "ID0R", "IHDC", "IPBR", "IC0R", \
"IO3R", "IO5R", "IM0C", "IC1C", \
"IC3C", "ILDC", "IAPC", "IHSC", \
"TC0P", "TP0P", "TM0P", \
"Ta0P", "Th2H", "Th1H", "TW0P", "Ts0P", \
"Ts1P", "TB0T", "TB1T", "TB2T", "TH0A", "TH0B", \
"TC1C", "TC2C", "TC3C", "TC4C", "TCXC", \
"TCGC", "TPCD", "TCSA", "VC0C", "VD0R", \
"VP0R", "ALSL", "F0Ac", "F1Ac", "PCPC", \
"PCPG", "PCPT", "PSTR", "PDTR" }
#define ASMC_MBP115_TEMPDESCS { "CPU High (CPU, I/O)", "DC In", "SSD", "Charger (BMON)", "CPU", \
"Other 3.3V", "Other 5V", "Memory", "Platform Controller Hub Core", \
"CPU DDR", "LCD Panel", "Airport", "Thunderbolt", \
"CPU Proximity", "Platform Controller Hub", "Memory Proximity", "Air Flow Proximity", \
"Left Fin Stack", "Right Fin Stack", "Airport Proximity", "Palm Rest", "Palm Rest Actuator", \
"Battery Max", "Battery Sensor 1", "Battery Sensor 2", "SSD A", "SSD B", \
"CPU Core 1", "CPU Core 2", "CPU Core 3", "CPU Core 4", "CPU PECI Die", \
"Intel GPU", "Platform Controller Hub PECI", "CPU System Agent Core", "CPU VCore", "DC In", \
"Pbus", "Ambient Light", "Leftside", "Rightside", "CPU Package Core", \
"CPU Package GPU", "CPU Package Total", "System Total", "DC In" }
#define ASMC_MM_TEMPS { "TN0P", "TN1P", NULL }
#define ASMC_MM_TEMPNAMES { "northbridge1", "northbridge2" }
#define ASMC_MM_TEMPDESCS { "Northbridge Point 1", \
"Northbridge Point 2" }
#define ASMC_MM21_TEMPS { "TA0P", "TC0D", \
"TC0H", "TC0P", \
"TC1P", "TN0P", \
"TN1P", NULL }
#define ASMC_MM21_TEMPNAMES { "ambient_air", "cpu_die", \
"cpu_heatsink", "cpu_proximity1", \
"cpu_proximity2", "northbridge_proximity1", \
"northbridge_proximity2", }
#define ASMC_MM21_TEMPDESCS { "Ambient Air Temperature" \
"CPU Die Core Temperature", \
"CPU Heatsink Temperature", \
"CPU Proximity 1 Temperature", \
"CPU Proximity 2 Temperature", \
"Northbridge Proximity 1 Temperature", \
"Northbridge Proximity 2 Temperature", }
#define ASMC_MM31_TEMPS { "TC0D", "TC0H", \
"TC0P", "TH0P", \
"TN0D", "TN0P", \
"TW0P", NULL }
#define ASMC_MM31_TEMPNAMES { "cpu0_die", "cpu0_heatsink", \
"cpu0_proximity", "hdd_bay", \
"northbridge_die", \
"northbridge_proximity", \
"wireless_proximity", }
#define ASMC_MM31_TEMPDESCS { "CPU0 Die Core Temperature", \
"CPU0 Heatsink Temperature", \
"CPU0 Proximity Temperature", \
"HDD Bay Temperature", \
"Northbridge Die Core Temperature", \
"Northbridge Proximity Temperature", \
"Wireless Module Proximity Temperature", }
#define ASMC_MM41_TEMPS { "TA0P", "TC0D", "TC0G", "TC0H", "TC0P", \
"TC0p", "TCPG", "TH0G", "TH0P", "TH0p", \
"TM0G", "TM0P", "TM0p", "TN0D", "TN0G", \
"TN0P", "TN0p", "TN1D", "TN1E", "TN1F", \
"TN1G", "TN1S", "TNPG", "TO0P", "TO0p", \
"TW0P", "Tm0P", "Tp0C", NULL }
#define ASMC_MM41_TEMPNAMES { "TA0P", "TC0D", "TC0G", "TC0H", "TC0P", \
"TC0p", "TCPG", "TH0G", "TH0P", "TH0p", \
"TM0G", "TM0P", "TM0p", "TN0D", "TN0G", \
"TN0P", "TN0p", "TN1D", "TN1E", "TN1F", \
"TN1G", "TN1S", "TNPG", "TO0P", "TO0p", \
"TW0P", "Tm0P", "Tp0C", NULL }
#define ASMC_MM41_TEMPDESCS { "TA0P", "TC0D", "TC0G", "TC0H", "TC0P", \
"TC0p", "TCPG", "TH0G", "TH0P", "TH0p", \
"TM0G", "TM0P", "TM0p", "TN0D", "TN0G", \
"TN0P", "TN0p", "TN1D", "TN1E", "TN1F", \
"TN1G", "TN1S", "TNPG", "TO0P", "TO0p", \
"TW0P", "Tm0P", "Tp0C", NULL }
#define ASMC_MM52_TEMPS { "TA0P", "TA1P", \
"TC0D", "TC0P", \
"TG0D", "TG1D", \
"TG0P", "TG0M", \
"TI0P", \
"TM0S", "TMBS", \
"TM0P", "TP0P", \
"TPCD", "Tp0C", \
"TW0P", NULL }
#define ASMC_MM52_TEMPNAMES { "ambient_air_proximity", "ambient_cpu_pch_wireless_dimm", \
"cpu_die", "cpu_proximity", \
"gpu_diode1", "gpu_diode2", \
"gpu_proximity", "gpu_integrated_switcher", \
"thunderbolt_proximity", \
"memory_slot1", "memory_slot2", \
"memory_proximity", "pch_controller_proximity", \
"pch_controller_die", "pwr_supply", \
"wireless_proximity", }
#define ASMC_MM52_TEMPDESCS { "Ambient Air Proximity Temperature", \
"Combo Ambient CPU PCH Wireless DIMM Temperature", \
"CPU Die Temperature", "CPU Proximity Temperature", \
"GPU Diode 1 Temperature" , "GPU Diode 2 Temperature", \
"GPU Proximity Temperature", \
"Integrated Graphics/GPU Switcher Temperature", \
"Thunderbolt Proximity Temperature", \
"Memory Slot 1 Temperature", \
"Memory Slot 2 Temperature", \
"Memory Slots Proximity Temperature", \
"Platform Controller Hub Proximity Temperature", \
"Platform Controller Hub Die Temperature", \
"Power Supply Temperature", \
"Wireless Module Proximity Temperature", }
#define ASMC_MM61_TEMPS { "TA0P", "TA1P", \
"TC0D", "TC0G", "TC0P", "TCPG", \
"TI0P", \
"TM0S", "TMBS", "TM0P", \
"TP0P", "TPCD", \
"Tp0C", \
"TW0P", NULL }
#define ASMC_MM61_TEMPNAMES { "ambient_air_proximity", "ambient_cpu_pch_wireless_dimm", \
"cpu_die", "TC0G", "cpu_proximity", "TCPG", \
"thunderbolt_proximity", \
"memory_slot1", "memory_slot2", "memory_proximity", \
"pch_controller_proximity", "pch_controller_die", \
"pwr_supply", \
"wireless_proximity", NULL }
#define ASMC_MM61_TEMPDESCS { "Ambient Air Proximity Temperature", \
"Combo Ambient CPU PCH Wireless DIMM Temperature", \
"CPU Die Temperature", \
NULL, \
"CPU Proximity Temperature", \
NULL, \
"Thunderbolt Proximity Temperature", \
"Memory Slot 1 Temperature", \
"Memory Slot 2 Temperature", \
"Memory Slots Proximity Temperature", \
"Platform Controller Hub Proximity Temperature", \
"Platform Controller Hub Die Temperature", \
"Power Supply Temperature", \
"Wireless Module Proximity Temperature", NULL }
#define ASMC_MM62_TEMPS { "TA0P", "TA1P", \
"TC0D", "TC0G", "TC0P", "TCPG", \
"TI0P", \
"TM0S", "TMBS", "TM0P", \
"TP0P", "TPCD", \
"Tp0C", \
"TW0P", NULL }
#define ASMC_MM62_TEMPNAMES { "ambient_air_proximity", "ambient_cpu_pch_wireless_dimm", \
"cpu_die", "TC0G", "cpu_proximity", "TCPG", \
"thunderbolt_proximity", \
"memory_slot1", "memory_slot2", "memory_proximity", \
"pch_controller_proximity", "pch_controller_die", \
"pwr_supply", \
"wireless_proximity", NULL }
#define ASMC_MM62_TEMPDESCS { "Ambient Air Proximity Temperature", \
"Combo Ambient CPU PCH Wireless DIMM Temperature", \
"CPU Die Temperature", \
NULL, \
"CPU Proximity Temperature", \
NULL, \
"Thunderbolt Proximity Temperature", \
"Memory Slot 1 Temperature", \
"Memory Slot 2 Temperature", \
"Memory Slots Proximity Temperature", \
"Platform Controller Hub Proximity Temperature", \
"Platform Controller Hub Die Temperature", \
"Power Supply Temperature", \
"Wireless Module Proximity Temperature", NULL }
#define ASMC_MM71_TEMPS { "TA0p", "TA1p", \
"TA2p", "TC0c", \
"TC0p", "TC1c", \
"TCGc", "TCSc", \
"TCXC", "TCXR", \
"TM0p", "TPCd", \
"TW0p", "Te0T", \
"Tm0P", NULL }
#define ASMC_MM71_TEMPNAMES { "ambient_air1", "ambient_air2", \
"ambient_air3", "cpu_core1_peci", \
"cpu_proximity", "cpu_core2_peci", \
"intel_gpu", "cpu_sa_core_peci", \
"cpu_core", "cpu_peci_dts", \
"memory_proximity", "pch_controller_die", \
"wireless_proximity", "thunderbolt_diode", \
"logic_board", }
#define ASMC_MM71_TEMPDESCS { "Ambient Air Temperature 1", \
"Ambient Air Temperature 2", \
"Ambient Air Temperature 3", \
"CPU Core 1 PECI Temperature", "CPU Proximity Temperature", \
"CPU Core 2 PECI Temperature", "Intel GPU Temperature", \
"CPU System Agent Core PECI Temperature", \
"CPU Core Temperature", "CPU PECI DTS Temperature", \
"Memory Proximity Temperature", \
"Platform Controller Hub Die Temperature", \
"Wireless Module Proximity Temperature", \
"Thunderbolt Diode Temperature", \
"Logic Board temperature", }
#define ASMC_MP1_TEMPS { "TA0P", \
"TCAH", "TCBH", \
"TC0P", "TC0C", "TC1C", \
"TC2C", "TC3C", "THTG", \
"TH0P", "TH1P", \
"TH2P", "TH3P", \
"TM0P", "TM1P", "TM2P", \
"TM8P", "TM9P", "TMAP", \
"TM0S", "TM1S", "TM2P", "TM3S", \
"TM8S", "TM9S", "TMAS", "TMBS", \
"TN0H", "TS0C", \
"Tp0C", "Tp1C", "Tv0S", "Tv1S", NULL }
#define ASMC_MP1_TEMPNAMES { "ambient", \
"cpu_a_heatsink", "cpu_b_heatsink", \
"cpu_a_proximity", "cpu_core0", "cpu_core1", \
"cpu_core2", "cpu_core3", "THTG", \
"hdd_bay0", "hdd_bay1", \
"hdd_bay2", "hdd_bay3", \
"memory_card_a_proximity0", \
"memory_card_a_proximity1", \
"memory_card_a_proximity2", \
"memory_card_b_proximity0", \
"memory_card_b_proximity1", \
"memory_card_b_proximity2", \
"memory_card_a_slot0", \
"memory_card_a_slot1", \
"memory_card_a_slot2", \
"memory_card_a_slot3", \
"memory_card_b_slot0", \
"memory_card_b_slot1", \
"memory_card_b_slot2", \
"memory_card_b_slot3", \
"mch_heatsink", "expansion_slots", \
"power_supply_loc0", "power_supply_loc1", \
"Tv0S", "Tv1S", }
#define ASMC_MP1_TEMPDESCS { "Ambient Air", \
"CPU A Heatsink", "CPU B Heatsink", \
"CPU A Proximity", \
"CPU Core 1", "CPU Core 2", \
"CPU Core 3", "CPU Core 4", "THTG", \
"Hard Drive Bay 1", "Hard Drive Bay 2", \
"Hard Drive Bay 3", "Hard Drive Bay 4", \
"Memory Riser A, Proximity 1", \
"Memory Riser A, Proximity 2", \
"Memory Riser A, Proximity 3", \
"Memory Riser B, Proximity 1", \
"Memory Riser B, Proximity 2", \
"Memory Riser B, Proximity 3", \
"Memory Riser A, Slot 1", \
"Memory Riser A, Slot 2", \
"Memory Riser A, Slot 3", \
"Memory Riser A, Slot 4", \
"Memory Riser B, Slot 1", \
"Memory Riser B, Slot 2", \
"Memory Riser B, Slot 3", \
"Memory Riser B, Slot 4", \
"MCH Heatsink", "Expansion Slots", \
"Power Supply, Location 1", \
"Power Supply, Location 2", \
"Tv0S", "Tv1S", }
#define ASMC_MP2_TEMPS { "TA0P", "TCAG", "TCAH", "TCBG", "TCBH", \
"TC0C", "TC0D", "TC0P", "TC1C", "TC1D", \
"TC2C", "TC2D", "TC3C", "TC3D", "THTG", \
"TH0P", "TH1P", "TH2P", "TH3P", "TMAP", \
"TMAS", "TMBS", "TM0P", "TM0S", "TM1P", \
"TM1S", "TM2P", "TM2S", "TM3S", "TM8P", \
"TM8S", "TM9P", "TM9S", "TN0H", "TS0C", \
NULL }
#define ASMC_MP2_TEMPNAMES { "TA0P", "TCAG", "TCAH", "TCBG", "TCBH", \
"TC0C", "TC0D", "TC0P", "TC1C", "TC1D", \
"TC2C", "TC2D", "TC3C", "TC3D", "THTG", \
"TH0P", "TH1P", "TH2P", "TH3P", "TMAP", \
"TMAS", "TMBS", "TM0P", "TM0S", "TM1P", \
"TM1S", "TM2P", "TM2S", "TM3S", "TM8P", \
"TM8S", "TM9P", "TM9S", "TN0H", "TS0C", }
#define ASMC_MP2_TEMPDESCS { "TA0P", "TCAG", "TCAH", "TCBG", "TCBH", \
"TC0C", "TC0D", "TC0P", "TC1C", "TC1D", \
"TC2C", "TC2D", "TC3C", "TC3D", "THTG", \
"TH0P", "TH1P", "TH2P", "TH3P", "TMAP", \
"TMAS", "TMBS", "TM0P", "TM0S", "TM1P", \
"TM1S", "TM2P", "TM2S", "TM3S", "TM8P", \
"TM8S", "TM9P", "TM9S", "TN0H", "TS0C", }
#define ASMC_MP5_TEMPS { "TA0P", "TCAC", "TCAD", "TCAG", "TCAH", \
"TCAS", "TCBC", "TCBD", "TCBG", "TCBH", \
"TCBS", "TH1F", "TH1P", "TH1V", "TH2F", \
"TH2P", "TH2V", "TH3F", "TH3P", "TH3V", \
"TH4F", "TH4P", "TH4V", "THPS", "THTG", \
"TM1P", "TM2P", "TM2V", "TM3P", "TM3V", \
"TM4P", "TM5P", "TM6P", "TM6V", "TM7P", \
"TM7V", "TM8P", "TM8V", "TM9V", "TMA1", \
"TMA2", "TMA3", "TMA4", "TMB1", "TMB2", \
"TMB3", "TMB4", "TMHS", "TMLS", "TMPS", \
"TMPV", "TMTG", "TN0D", "TN0H", "TNTG", \
"Te1F", "Te1P", "Te1S", "Te2F", "Te2S", \
"Te3F", "Te3S", "Te4F", "Te4S", "Te5F", \
"Te5S", "TeGG", "TeGP", "TeRG", "TeRP", \
"TeRV", "Tp0C", "Tp1C", "TpPS", "TpTG", \
NULL }
#define ASMC_MP5_TEMPNAMES { "ambient", "TCAC", "TCAD", "TCAG", "TCAH", \
"TCAS", "TCBC", "TCBD", "TCBG", "TCBH", \
"TCBS", "TH1F", "TH1P", "TH1V", "TH2F", \
"TH2P", "TH2V", "TH3F", "TH3P", "TH3V", \
"TH4F", "TH4P", "TH4V", "THPS", "THTG", \
"TM1P", "TM2P", "TM2V", "TM3P", "TM3V", \
"TM4P", "TM5P", "TM6P", "TM6V", "TM7P", \
"TM7V", "TM8P", "TM8V", "TM9V", "ram_a1", \
"ram_a2", "ram_a3", "ram_a4", "ram_b1", "ram_b2", \
"ram_b3", "ram_b4", "TMHS", "TMLS", "TMPS", \
"TMPV", "TMTG", "TN0D", "TN0H", "TNTG", \
"Te1F", "Te1P", "Te1S", "Te2F", "Te2S", \
"Te3F", "Te3S", "Te4F", "Te4S", "Te5F", \
"Te5S", "TeGG", "TeGP", "TeRG", "TeRP", \
"TeRV", "Tp0C", "Tp1C", "TpPS", "TpTG", }
#define ASMC_MP5_TEMPDESCS { "TA0P", "TCAC", "TCAD", "TCAG", "TCAH", \
"TCAS", "TCBC", "TCBD", "TCBG", "TCBH", \
"TCBS", "TH1F", "TH1P", "TH1V", "TH2F", \
"TH2P", "TH2V", "TH3F", "TH3P", "TH3V", \
"TH4F", "TH4P", "TH4V", "THPS", "THTG", \
"TM1P", "TM2P", "TM2V", "TM3P", "TM3V", \
"TM4P", "TM5P", "TM6P", "TM6V", "TM7P", \
"TM7V", "TM8P", "TM8V", "TM9V", "TMA1", \
"TMA2", "TMA3", "TMA4", "TMB1", "TMB2", \
"TMB3", "TMB4", "TMHS", "TMLS", "TMPS", \
"TMPV", "TMTG", "TN0D", "TN0H", "TNTG", \
"Te1F", "Te1P", "Te1S", "Te2F", "Te2S", \
"Te3F", "Te3S", "Te4F", "Te4S", "Te5F", \
"Te5S", "TeGG", "TeGP", "TeRG", "TeRP", \
"TeRV", "Tp0C", "Tp1C", "TpPS", "TpTG", }
#define ASMC_MP6_TEMPS { "TA0P", "TA1P", "TC0P", "TG0D", "TG0P", \
"TG1D", "TG1P", "TM0P", "TM1P", NULL }
#define ASMC_MP6_TEMPNAMES { "ambient_air_1", "ambient_air_2", \
"cpu_proximity", "gpu_diode_1", \
"gpu_proximity_1", "gpu_diode_2", \
"gpu_proximity_2", "mem_proximity_1", \
"mem_proximity_2" }
#define ASMC_MP6_TEMPDESCS { "Ambient Air 1", "Ambient Air 2", \
"CPU Proximity", "GPU Diode 1", \
"GPU Proximity 1", "GPU Diode 2", \
"GPU Proximity 2", "Memory Bank A", \
"Memory Bank B" }
#define ASMC_MBA_TEMPS { "TB0T", NULL }
#define ASMC_MBA_TEMPNAMES { "enclosure" }
#define ASMC_MBA_TEMPDESCS { "Enclosure Bottom" }
#define ASMC_MBA3_TEMPS { "TB0T", "TB1T", "TB2T", \
"TC0D", "TC0E", "TC0P", NULL }
#define ASMC_MBA3_TEMPNAMES { "enclosure", "TB1T", "TB2T", \
"TC0D", "TC0E", "TC0P" }
#define ASMC_MBA3_TEMPDESCS { "Enclosure Bottom", "TB1T", "TB2T", \
"TC0D", "TC0E", "TC0P" }
#define ASMC_MBA4_TEMPS { "TB0T", "TB1T", "TB2T", "TC0C", \
"TC0D", "TC0E", "TC0F", "TC0P", \
"TC1C", "TC2C", "TCGC", "TCSA", \
"TH0F", "TH0J", "TH0O", "TH0o", \
"TM0P", "TPCD", "Ta0P", "Th1H", \
"Tm0P", "Tm1P", "Ts0P", "Ts0S", \
NULL }
#define ASMC_MBA4_TEMPNAMES { "TB0T", "TB1T", "TB2T", "TC0C", \
"TC0D", "TC0E", "TC0F", "TC0P", \
"TC1C", "TC2C", "TCGC", "TCSA", \
"TH0F", "TH0J", "TH0O", "TH0o", \
"TM0P", "TPCD", "Ta0P", "Th1H", \
"Tm0P", "Tm1P", "Ts0P", "Ts0S", \
NULL }
#define ASMC_MBA4_TEMPDESCS { "TB0T", "TB1T", "TB2T", "TC0C", \
"TC0D", "TC0E", "TC0F", "TC0P", \
"TC1C", "TC2C", "TCGC", "TCSA", \
"TH0F", "TH0J", "TH0O", "TH0o", \
"TM0P", "TPCD", "Ta0P", "Th1H", \
"Tm0P", "Tm1P", "Ts0P", "Ts0S", \
NULL }
#define ASMC_MBA5_TEMPS { "TB0T", "TB1T", "TB2T", "TC0C", \
"TC0D", "TC0E", "TC0F", "TC0P", \
"TC1C", "TC2C", "TCGC", "TCSA", \
"TCXC", "THSP", "TM0P", "TPCD", \
"Ta0P", "Th1H", "Tm0P", "Tm1P", \
"Ts0P", "Ts0S", NULL }
#define ASMC_MBA5_TEMPNAMES { "enclosure1", "enclosure2", "enclosure3", "TC0C", \
"cpudiode", "cputemp1", "cputemp2", "cpuproximity", \
"cpucore1", "cpucore2", "cpupeci", "pecisa", \
"TCXC", "THSP", "memorybank", "pchdie", \
"Ta0P", "heatpipe", "mainboardproximity1", "mainboardproximity2", \
"palmrest", "memoryproximity" }
#define ASMC_MBA5_TEMPDESCS { "Enclosure Bottom 1", "Enclosure Bottom 2", "Enclosure Bottom 3", "TC0C",\
"CPU Diode", "CPU Temp 1", "CPU Temp 2", "CPU Proximity", \
"CPU Core 1", "CPU Core 2", "CPU Peci Core", "PECI SA", \
"TCXC", "THSP", "Memory Bank A", "PCH Die", \
"Ta0P", "Heatpipe", "Mainboard Proximity 1", "Mainboard Proximity 2", \
"Palm Rest", "Memory Proximity" }
/*
* TODO: validate the temp zones for MBA 6.x !
*/
#define ASMC_MBA6_TEMPS { "TB0T", "TB1T", "TB2T", \
"TC0E", "TC0F", "TC0P", \
"TC1C", "TC2C", "TCGC", "TCSA", \
"TCXC", "THSP", "TM0P", "TPCD", \
"Ta0P", "Th1H", "Tm0P", \
"Ts0P", "Ts0S", NULL }
#define ASMC_MBA6_TEMPNAMES { "enclosure1", "enclosure2", "enclosure3", \
"cputemp1", "cputemp2", "cpuproximity", \
"cpucore1", "cpucore2", "cpupeci", "pecisa", \
"TCXC", "THSP", "memorybank", "pchdie", \
"Ta0P", "heatpipe", "mainboardproximity1", \
"palmrest", "memoryproximity" }
#define ASMC_MBA6_TEMPDESCS { "Enclosure Bottom 1", "Enclosure Bottom 2", "Enclosure Bottom 3", \
"CPU Temp 1", "CPU Temp 2", "CPU Proximity", \
"CPU Core 1", "CPU Core 2", "CPU Peci Core", "PECI SA", \
"TCXC", "THSP", "Memory Bank A", "PCH Die", \
"Ta0P", "Heatpipe", "Mainboard Proximity 1", \
"Palm Rest", "Memory Proximity" }
#define ASMC_MBA7_TEMPS { "TB0T", "TB1T", "TB2T", \
"TC0E", "TC0F", "TC0P", \
"TC1C", "TC2C", \
"TCGC", "TCSA", "TCXC", \
"THSP", "TM0P", "TPCD", \
"TW0P" "Ta0P", "Th1H", \
"Tm0P", "Ts0P", "Ts0S", NULL }
#define ASMC_MBA7_TEMPNAMES { "enclosure1", "enclosure2", "enclosure3", \
"cputemp1", "cputemp2", "cpuproximity", \
"cpucore1", "cpucore2", \
"pecigpu", "pecisa", "pecicpu", \
"thunderboltproximity", "memorybank", "pchdie", \
"wirelessproximity", "airflowproximity", "heatpipe", \
"mainboardproximity", "palmrest", "memoryproximity" }
#define ASMC_MBA7_TEMPDESCS { "Enclosure Bottom 1", "Enclosure Bottom 2", "Enclosure Bottom 3", \
"CPU Temp 1", "CPU Temp 2", "CPU Proximity", \
"CPU Core 1", "CPU Core 2", \
"PECI GPU", "PECI SA", "PECI CPU", \
"Thunderbolt Proximity", "Memory Bank A", "PCH Die", \
"Wireless Proximity", "Airflow Proxmity", "Heatpipe", \
"Mainboard Proximity", "Palm Rest", "Memory Proximity" }
|
