summaryrefslogtreecommitdiff
path: root/sys/riscv/include/cpu.h
AgeCommit message (Expand)Author
2025-04-22riscv: add Sifive p550/p650 identificationMeng Zhuo
2024-11-25riscv: T-HEAD early locore workaroundMitchell Horne
2024-10-31riscv/vmm: Initial import.Ruslan Bukin
2023-08-16sys: Remove $FreeBSD$: two-line .h patternWarner Losh
2023-05-23riscv: MMU detectionMitchell Horne
2023-05-23riscv: Rework CPU identification (second part)Mitchell Horne
2023-05-23riscv: Call identify_cpu() earlier for CPU 0Mitchell Horne
2023-05-23riscv: Rework CPU identification (first part)Mitchell Horne
2021-12-28Simplify swi for bus_dma.John Baldwin
2021-10-01arm64, riscv: Fix TRAF_PC() to return the PC, not the return address.John Baldwin
2018-11-13RISC-V: Implement get_cyclecount(9).Mark Johnston
2018-11-05Add a KPI for the delay while spinning on a spin lock.John Baldwin
2018-07-27Use SPP (Supervisor Previous Privilege) bit in the sstatusRuslan Bukin
2016-08-02Update RISC-V port to Privileged Architecture Version 1.9.Ruslan Bukin
2015-12-17Import RISC-V machine headers. This is a minimal set required to compileRuslan Bukin