linux.git/arch/sh/kernel/cpu/sh4a/Makefile, branch v3.2

serial: sh-sci: Abstract register maps.

2011-06-14T03:40:19+00:00

This takes a bit of a sledgehammer to the horribly CPU subtype
ifdef-ridden header and abstracts all of the different register layouts
in to distinct types which in turn can be overriden on a per-port basis,
or permitted to default to the map matching the port type at probe time.

In the process this ultimately fixes up inumerable bugs with mismatches
on various CPU types (particularly the legacy ones that were obviously
broken years ago and no one noticed) and provides a more tightly coupled
and consolidated platform for extending and implementing generic
features.

Signed-off-by: Paul Mundt

sh: pinmux support for SH-X3 proto CPUs.

2010-10-02T10:20:51+00:00

This adds in support for GPIO/pinmux on the SH-X3 proto CPUs. This will
subsequently be used by the x3proto board.

Signed-off-by: Paul Mundt

sh: Support userimask for all SH-X3 interrupt controllers.

2010-10-01T15:43:43+00:00

This shuffles some of the shared bits out of the 7786 code and in to a
shared SH-X3 support file. Presently just for userimask, but also a good
place for the IRQ balancing wrappers.

Signed-off-by: Paul Mundt

sh: Abstracted SH-4A UBC support on hw-breakpoint core.

2010-01-05T10:06:45+00:00

This is the next big chunk of hw_breakpoint support. This decouples
the SH-4A support from the core and moves it out in to its own stub,
following many of the conventions established with the perf events
layering.

In addition to extending SH-4A support to encapsulate the remainder
of the UBC channels, clock framework support for handling the UBC
interface clock is added as well, allowing for dynamic clock gating.

This also fixes up a regression introduced by the SIGTRAP handling that
broke the ksym_tracer, to the extent that the current support works well
with all of the ksym_tracer/ptrace/kgdb. The kprobes singlestep code will
follow in turn.

With this in place, the remaining UBC variants (SH-2A and SH-4) can now
be trivially plugged in.

Signed-off-by: Paul Mundt

sh: perf events: Add preliminary support for SH-4A counters.

2009-10-28T08:57:54+00:00

This adds in preliminary support for the SH-4A performance counters.
Presently only the first 2 counters are supported, as these are the ones
of the most interest to the perf tool and end users. Counter chaining is
not presently handled, so these are simply implemented as 32-bit
counters.

This also establishes a perf event support framework for other hardware
counters, which the existing SH-4 oprofile code will migrate over to as
the SH-4A support evolves.

Signed-off-by: Paul Mundt

sh: Add initial support for SH7757 CPU subtype

2009-08-21T08:25:47+00:00

Signed-off-by: Yoshihiro Shimoda 
Signed-off-by: Paul Mundt

sh: hwblk support for sh7724

2009-08-04T05:40:55+00:00

This patch adds hwblk support for the sh7724 processor.

Signed-off-by: Magnus Damm 
Signed-off-by: Paul Mundt

sh: hwblk support for sh7723

2009-07-19T19:23:44+00:00

This patch adds hwblk support for the sh7723 processor.

Signed-off-by: Magnus Damm 
Signed-off-by: Paul Mundt

sh: hwblk for sh7722

2009-07-04T15:28:55+00:00

This patch contains the sh7722 specific hwblk implementation.

Hwblk ids are added to the processor specific header file,
module stop bits and areas are kept track of as hwblks,
clocks are converted to make use of the shared hwblk code.
Code to determine allowed sleep modes is also added.

Signed-off-by: Magnus Damm 
Signed-off-by: Paul Mundt

sh: SH7786 SMP support.

2009-06-23T08:30:17+00:00

SH7786 is roughly identical to SH-X3 proto SMP, though there are only 2
CPUs. This just wraps in to the existing SH-X3 SMP code with some minor
changes for SH7786, including wiring up the IPIs properly, enabling
IRQ_PER_CPU, and so forth.

Signed-off-by: Paul Mundt