summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2026-08-08powerpc/pseries: lparcfg - fix kbuf[] underflowGeorge Wilson
2026-08-08powerpc/pseries: pci - logic bugGeorge Wilson
2026-08-08powerpc/pseries: papr-phy-attest - validate cmd.length, plug mem leakGeorge Wilson
2026-08-08Merge tag 'drm-misc-next-2026-08-06' of https://gitlab.freedesktop.org/drm/mi...Dave Airlie
2026-08-07apparmor: optimize current_label_crit_section() with needputJohn Johansen
2026-08-07Merge branch 'net-devmem-allow-rx-buf-size-page_size-per-binding'Jakub Kicinski
2026-08-07selftests/net: devmem.py: add check_rx_large_niovBobby Eshleman
2026-08-07selftests/net: ncdevmem: add -b option to set rx-page-size on bindBobby Eshleman
2026-08-07net: devmem: allow rx-page-size > PAGE_SIZE per dmabuf bindingBobby Eshleman
2026-08-07net: mana: Extend RX CQE coalescing up to 8 packetsHaiyang Zhang
2026-08-07tools/ynl: add ovs_packet uapi header in Makefile.depsJakub Kicinski
2026-08-07RISC-V: hwprobe: Use BIT macro to avoid warningsJesse Taube
2026-08-07riscv: alternative: Also patch the compat vDSOThomas Weißschuh
2026-08-07riscv: alternative: Use the statically extracted vDSO section offsetsThomas Weißschuh
2026-08-07riscv: vdso: Add symbols for the alternative section boundariesThomas Weißschuh
2026-08-07riscv: Add Ziccamoa, Ziccif, Ziccrse, and Za64rs to cpufeature and hwprobeAndrew Jones
2026-08-07riscv: Add Zicclsm to cpufeature and hwprobeJesse Taube
2026-08-07riscv: cpufeature: Clarify ISA spec version for canonical orderGuodong Xu
2026-08-07riscv: Standardize extension capitalizationCharlie Jenkins
2026-08-07riscv: kprobes: Prevent probes in breakpoint handlersRui Qi
2026-08-07riscv: cmpxchg: Use .option arch for Zacas and ZabhaVivian Wang
2026-08-07riscv: acpi: Handle LPI architectural context loss flagsPeixin Xie
2026-08-07riscv: further remove XIPJisheng Zhang
2026-08-07riscv: Add support for srmcfg CSR from Ssqosid extensionDrew Fustini
2026-08-07riscv: Detect the Ssqosid extensionDrew Fustini
2026-08-07dt-bindings: riscv: Add Ssqosid extension descriptionDrew Fustini
2026-08-07dt-bindings: riscv: add Counter delegation ISA extensions descriptionAtish Patra
2026-08-07RISC-V: Add Ssccfg/Smcdeleg ISA extension definition and parsingAtish Patra
2026-08-07RISC-V: Add Ssccfg extension CSR definitionKaiwen Xue
2026-08-07dt-bindings: riscv: add Smcntrpmf ISA extension descriptionAtish Patra
2026-08-07RISC-V: Add Smcntrpmf extension parsingAtish Patra
2026-08-07RISC-V: Define indirect CSR access helpersAtish Patra
2026-08-07dt-bindings: riscv: add Smcsrind and Sscsrind ISA extension descriptionsAtish Patra
2026-08-07RISC-V: Add Smcsrind and Sscsrind ISA extension definition and parsingAtish Patra
2026-08-07RISC-V: Add Smcsrind and Sscsrind ISA extension CSR definitionsKaiwen Xue
2026-08-07RISC-V: perf: fix resource cleanup on driver probe failureAtish Patra
2026-08-07Revert "riscv: hwprobe: Fix stale vDSO data for late-initialized keys at boot"Nam Cao
2026-08-07riscv: unaligned: stop using kthread for check_vector_unaligned_access()Nam Cao
2026-08-07riscv: Mark default_power_off() as __noreturnThorsten Blum
2026-08-07riscv: mm: Move dma_contiguous_reserve() after NUMA initializationEder Zulian
2026-08-07riscv: cfi: reduce shadow stack size limit from 2GB to 512MBZong Li
2026-08-07riscv: vdso: Simplify cflags remove logicThomas Weißschuh
2026-08-07riscv: mm: Apply Svinval in update_mmu_cache()Xu Lu
2026-08-07riscv: mm: Use ASID in update_mmu_cache()Xu Lu
2026-08-07riscv: kprobes: add test case for c.jal instruction simulationNam Cao
2026-08-07riscv: probes: simulate c.jal instructionXiaofeng Yuan
2026-08-07riscv: acpi: Enable ARCH_HAS_ACPI_TABLE_UPGRADEVivian Wang
2026-08-07ACPI: tables: Add missing #include <asm/fixmap.h>Vivian Wang
2026-08-07riscv: Restart via EFI runtime services when availableAtish Patra
2026-08-07riscv: efi: Power off via EFI runtime services when availableAtish Patra